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Abstract
Large-scale deep learning benefits from an emerging class of AI accelerators. Some of
these accelerators’ designs are general enough for compute-intensive applications beyond AI
and Cloud TPU is one such example. In this paper, we demonstrate a novel approach
using TensorFlow on Cloud TPU to simulate the two-dimensional Ising Model. TensorFlow
and Cloud TPU framework enable the simple and readable code to express the complicated
distributed algorithm without compromising the performance. Our code implementation
fits into a small Jupyter Notebook and fully utilizes Cloud TPU’s efficient matrix operation
and dedicated high speed inter-chip connection. The performance is highly competitive:
it outperforms the best published benchmarks to our knowledge by 60% in single-core and
250% in multi-core with good linear scaling. When compared to Tesla V100 GPU, the single-
core performance maintains a ∼10% gain. We also demonstrate that using low precision
arithmetic—bfloat16—does not compromise the correctness of the simulation results.
1 Introduction
The Ising model [13], which considers short-range interactions between spin variables on the sites
of a d-dimensional lattice, plays an important role in statistical physics as a prototyping system to
study the universal behavior of critical phenomena. Many significant breakthroughs in statistical
physics are attributed to the study of the model from either its computational or its theoretical
perspective. It is well known that the Ising model has no phase transition in one dimension;
however, it undergoes a second-order phase transition between an ordered and a disordered phase
in two dimensions or more [19, 5]. The critical temperature Tc at which this phase transition
occurs on a two-dimensional square lattice was analytically solved by Lars Onsager [19], but it
is still an open problem in three or more dimensions. Computer simulation offers a powerful
alternative to study such systems and determine critical temperatures, thanks to the development
of finite scaling theory [4] and availability of increasing computational power. This approach
ushered in a plethora of interdisciplinary applications outside of physics, including bioinformatics
[11], economics [22] and operations research [6, 24].
Large-scale simulation of systems such as Ising model requires a large amount of high per-
formance computing resources, which are usually available in multi-core computing architectures
based on distributed shared memory, or distributed clusters (a.k.a data-centers) with homogeneous
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or heterogeneous nodes commonly seen in private or commercial clouds. Benefiting from the ex-
plosion of machine learning, especially deep learning, commercial clouds provide not only CPUs
and GPUs, but also specialized chips such as FPGAs and other in-house processors. The Tensor
Processing Unit (“Cloud TPU” or “TPU” for short)—an AI application-specific integrated circuit
(ASIC) developed by Google for neural network machine learning—has received much attention
in the machine learning community [18, 17]. Its latest release, Cloud TPU v3, offers 420 × 1012
floating-point operations per second (FLOPS) and 128GB of high bandwidth memory (HBM)1.
Multiple units are connected to form a “POD” (Cloud TPU v3 Pod) through a dedicated high
speed 2-D toroidal mesh network, allowing up to 100+ peta-FLOPS and 32TB of HBM1 to be
accessed by the application with very low latency and in lockstep. TPU is programmable via
software frontends such as TensorFlow [1] or PyTorch [21], and can be deployed both for train-
ing huge deep neural networks and for performing low-latency online prediction. [14] reports
impressive acceleration of training and online prediction.
With the tremendous amount of computation resources that TPU offers, it is compelling to also
consider the opportunities TPU brings for applications beyond machine learning. The program-
ming frontends that are used for TPU, such as TensorFlow, also offer a rich set of functionalities
that are highly relevant for scientific computations. The TensorFlow TPU programming stack also
provides the additional benefits of allowing distributed algorithms to be expressed with simple and
easy-to-understand code without sacrificing performance. In addition, the ability to program con-
ventional scientific simulations in TensorFlow framework makes it easier to explore the hybrid
approaches employing both conventional scientific computation methods and modern machine
learning techniques on the same framework.
Motivated by these observations, we developed a Single Instruction, Multiple Data (SIMD)
distributed Markov Chain Monte Carlo (MCMC) simulation of the two-dimensional Ising model
that is programmed in TensorFlow to run on TPU. We demonstrate that such an approach for
scientific simulations is very promising. Our code implementation is easy to understand, with entire
source code ∼ 600 lines, while also achieves competitive performance and scaling properties when
compared with the state-of-the-art benchmarks in terms of both speed and scalability. Another
interesting observation is that the lower precision arithmetic—bfloat16 (1 sign bit, 8 exponent bits
and 7 mantissa bits 2) instead of float32—does not compromise the accuracy of the result.
The implementation is open-sourced (URL available in AD Appendix) and can be run through
Colaboratory3, a free cloud service based on Jupyter Notebooks for interactive data science. It
is also worth pointing out that all results, including large-scale distributed computation, can be
run through the Notebook frontend with minimal setup (mainly for allocating TPU backends and
setting up the connection to the TPU backend).
In the following sections, we first review the high level architecture of TPU framework (Sec.
2), then discuss the adaption of a widely used algorithm for the Ising model simulation to better
leverage TPU architecture (Sec. 3). We then follow up with benchmark results (Sec. 4) and in
Section 5 highlight the implementation details and high-level performance analysis. Finally, we
conclude the paper with Section 6, outlining our views on how the recent developments in both
software and hardware for machine learning applications can impact the scientific computation
1cloud.google.com/tpu/
2en.wikipedia.org/wiki/Bfloat16_floating-point_format
3https://colab.research.google.com
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applications.
2 TPU Device Architecture
TPU is a programmable linear algebra accelerator optimized for machine learning workloads. In
the Cloud TPU v3 architecture, one TPU unit consists of four TPU chips on a board (we will
use “TPU unit” or just “unit” to refer to such a board throughout this paper), and each TPU
chip contains two TensorCores. Those TensorCores are treated as independent processors that
communicate to each other through a dedicated high-bandwidth low-latency inter-chip network.
In a larger system, more than 1000 TPU chips are packed on a two-dimensional toroidal mesh
inter-chip interconnect network to form a TPU cluster known as a “TPU Pod” [7]. In addition,
each TPU unit is paired up with a TPU host server, with CPU, memory and disk resources
attached. The communication links between TPU unit and its host server is through the regular
data center connections. The host server can be used for data preparation, I/O task while TPU
can be leveraged for compute-intensive tasks. The dedicated two-dimensional toroidal mesh allows
all TensorCores in a “Pod” to work in lockstep efficiently, without going through the host servers.
This large-scale high-bandwidth low-latency connectivity between TPU chips provides a significant
advantage to achieve the strong linear-scaling performance reported in this paper.
The TensorCore, depicted in Figure 1, is optimized for dense linear algebra computations.
It contains distinct classes of computing units, such as a scalar processor, a vector processor,
accumulators and matrix units [9, 18, 17]. All those processors are backed by its 16GB High-
Bandwidth Memory (HBM). Vectorized operations are handled either in the vector processor
directly or forwarded to corresponding extended vector units. Each extended vector unit takes
the input operands, performs the corresponding operations, and returns the results back to the
vector processor. One of these extended vector units is the matrix unit (MXU), which is capable
of performing 128× 128 multiply-accumulate operations in each cycle [8]. The MXU is the main
computing power of the TPU architecture, so it should be exploited as much as possible. While its
inputs and outputs are 32-bit floating point values, the MXU rounds inputs down to bfloat16—a
16-bit floating point representation that provides better training and model accuracy than the
IEEE half-precision representation—before multiplying .
Machine learning research shows that many machine learning models can tolerate lower pre-
cision arithmetic without degradation of converged accuracy. TPU supports storing values in
bfloat16 format as a way to reduce the size of data and allow larger models to fit in memory [10].
For scientific computing, however, low precision is potentially dangerous because the increasing
rounding error can introduce significant bias or divergent computation. In the case of the Ising
model, while the binary spin values can be encoded in bfloat16 without loss of accuracy, the ac-
ceptance ratio and the random numbers used to determine acceptance in an MCMC simulation
are more sensitive to reduced precision. However, our experiments show no noticeable differences
in accuracy between bfloat16 and float32. By using bfloat16 instead of float32, we are able to
simulate larger systems and leverage the MXU more effectively.
We program TPU through TensorFlow. The flow to run programs on TPU is roughly depicted
in Figure 2. More details are available in TensorFlow’s official XLA page4. In the first stage,
4www.tensorFlow.org/xla
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Figure 1: One TPU chip consists of two TensorCores. A TensorCore in 3rd generation TPU (TPU
v3) consists of a scalar processor, vector processor, and two matrix units. The arrows depict the
datapaths across different processors/units and the high-bandwidth memory (HBM), the diagram
is borrowed from [9], here “Core” is the “Tensorcore”.
Figure 2: TPU software architecture, consisting of the neural network model or other computa-
tional task, TensorFlow client, TensorFlow server and XLA compiler [9].
TensorFlow constructs the computation graph and marks the graph for replication. Then the
graph is rewritten to be TPU-compatible and compiled to a High Level Optimizer (HLO) program.
Next, the Accelerated Linear Algebra (XLA) compiler takes over and converts HLO operations
to Low Level Optimizer (LLO) code—effectively “TPU assembly code”, which can be readily
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executed on TPU. The graph construction and the compilation occurs on host server and incurs
over-head cost. But once the compiled LLO code is deployed to TPU’s the computation step can
repeat as many times as required without the intervention from the host servers.
Importantly XLA also provides communication primitives such as CollectivePermute5 and
AllToAll6. These primitives are implemented over the dedicated high-bandwidth low-latency inter-
chip interconnect network so the communication between any TPU chips within a TPU Pod is
extremely efficient.
Another important detail that can have a critical impact on performance and memory usage
is the choice of the shape of the tensor variables used in the program (expressed as TensorFlow
tensors). According to the performance guide [8], unlike most other architectures, arrays in TPU
are tiled in two dimensions. This entails to padding one dimension to a multiple of 8, and the
other dimension to a multiple of 128. XLA performs data layout transformations and data are
arranged in memory such that the hardware can efficiently process them. Programs that operate
on array sizes undividable by 8 will have sub-optimal performance.
3 The Ising Model
Mathematically, the Ising spin Hamiltonian is given by
H(σ) = −J
∑
〈ij〉
σiσj − µ
N∑
i=1
σi
where σi is a random variable assuming the values of ±1 on sites i = 1, . . . , N of a d-dimensional
hypercubic lattice, and 〈ij〉 indicates that sites i and j are nearest neighbors. (Note that through-
out this paper, we will use the bold σ to represent a tensor of spins, while the elements within it
will be represented as regular σ). The first term, where the sum is over pairs of nearest-neighbor
sites, represents the interaction energy that favors an ordered ferromagnetic state (if J > 0). The
second term, involving the interaction between the applied field and the spin system, is of a para-
magnetic character. The configuration probability is given by the Boltzmann distribution with
inverse temperature β = (kBT )
−1:
pi(σ) =
e−βH(σ)
Zβ
where Zβ =
∑
σ e
−βH(σ) is the partition function and kB is the Boltzmann constant. For a function
f of the spins (“observable”), we denote 〈f〉 =∑σ f(σ)pi(σ) the expectation (mean value) of f . 〈f〉
can often be difficult to evaluate numerically if there are many states in the system. The Markov
Chain Monte Carlo is the most commonly used monte carlo algorithm to calculate statistics on
the Ising model.
Without loss of generality, in what follows, we assume no external magnetic field, i.e., µ = 0
and J = 1, and the 2D lattice has circular boundary or in other words, is a torus. A given
configuration of the lattice (spin values) is represented by matrix σ.
5https://www.tensorflow.org/xla/operation semantics#collectivepermute
6https://www.tensorflow.org/xla/operation semantics#alltoall
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3.1 Checkerboard Algorithm
The Metropolis-Hastings algorithm is the standard algorithm to simulate the Ising model. At
each step, it proposes a candidate spin and flips the candidate based on the energy difference and
acceptance probability. Closely related to this vanilla version that flips one spin at each step,
there is another similar algorithm by flipping non-interacting spins in parallel, i.e., the efficient
checkerboard algorithm [23].
Figure 3: A 2-d checkerboard: (1) Original checkerboard: on the left, the 16×16 board is split into
a 4× 4 grid of 4× 4 sub-lattices, i.e., it is represented by a [4, 4, 4, 4] tensor, where [l, k, :, :] is the
sub-lattice at [l, k] of the grid; on the right, the sub-lattice is zoomed in and the indices of its spin
sites are shown; (2) Reorganized checkerboard: one the left, each 4× 4 sub-lattice is reorganized
by 4 “compact” 2× 2 sub-lattices; on the right, 4 “compact” 2× 2 sub-lattices are zoomed in and
their original indices from the 4 × 4 sub-lattice are shown. In general, such alternate coloring of
black and white can be extended to lattices with any dimensions.
Like the checkerboard above (Figure 3-(1)), spins in the lattice are colored black and white.
The energy difference by flipping a spin of one color is completely described by its 4 neighbors of
the opposite color. Thus, by fixing all spins of one color, the spins of the opposite color have no
interactions with each other, and can be updated independently using Metropolis-Hastings. This
observation leads to a highly parallel algorithm by alternating the 2 sub-routines below:
• Fixing all black spins, flip each white spin based on Metropolis Hastings in parallel.
• Fixing all white spins, flip each black spin based on Metropolis Hastings in parallel.
Write pi(σ) = pi(σw, σb), where σw are values of all white spins and σb are values of all black ones.
The transition kernel is,
P{(σw, σb)→ (σ∗w, σ∗b )}
= P{(σw, σb)→ (σ∗w, σb)}P{(σw∗, σb)→ (σ∗w, σ∗b )}
(1)
and
P{(σw, σb)→ (σ∗w, σb)} =
∏
i∈w
min{1, eβ(σ∗i−σi) · nn(i)}
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P{(σ∗w, σb)→ (σ∗w, σ∗b )} =
∏
i∈b
min{1, eβ(σ∗i−σi) · nn(i)}
where nn(i) is the sum of neighbor spins of i. By conditional probability decomposition, it is easy
to show that
pi(σ∗w, σ
∗
b ) =
∑
σw,σb
P{(σw, σb)→ (σ∗w, σ∗b )}pi(σw, σb)
thus, the transition kernel satisfies the stationary distribution. The proof is based on Metropolis-
Within-Gibbs Sampler [16] and is included in the supplemental materials.
3.2 Computation
The compute-intensive part of the checkerboard algorithm is the computation of the sum of neigh-
bor values for each spin. To leverage the MXU, for a given lattice with size [128 × m, 128 × n]
in a TPU core, we divide it into a [m,n] grid of 128× 128 sub-lattices (Figure 3-(1)). Define the
kernel matrix K as,
K =

0 1 0 . . . 0 0 0
1 0 1 . . . 0 0 0
...
...
...
. . .
...
...
...
0 0 0 . . . 1 0 1
0 0 0 . . . 0 1 0

128×128
then for a given sub-lattice σ ij, matmul(σ ij, K) + matmul(K,σ ij) calculates the sum of nearest
neighbors for all its internal sites. However, for the boundary sites, half of their nearest neighbors
are missing from the sums. Those neighbors are on the boundaries of neighboring sub-lattices and
ought to be sliced out and added into the sums. The whole lattice is updated one color at a time.
To fix the spins of one color on the checkerboard, we multiply flip probabilities with a binary mask
M , where
M =

1 0 1 . . . 0 1 0
0 1 0 . . . 1 0 1
...
...
...
. . .
...
...
...
1 0 1 . . . 0 1 0
0 1 0 . . . 1 0 1

128×128
In summary, the algorithm to update the lattice given the color c and configuration σ is given
in Algorithm 1. By alternating colors with different c, the Ising model is properly simulated.
However, in Algorithm 1, there are several redundant calculations that are subject to further
optimization: 1) Line 1 generates the probability for all spins, while only the spins colored by c
are eligible for flipping. 2) Lines 2-6 calculate the nearest neighbor sums of all spins, however,
only spins colored by c are updated. 3) Lines 8-9 generate flips but multiplying mask to fix the
opposite color is expensive. To eliminate all the redundancies above, we reorganize the lattice
and represent it in a compact way, i.e., the lattice is instead split into a [m′, n′] grid of [256, 256]
sub-lattices, and define 4 “compact” [m′, n′, 128, 128] sub-lattices (Figure 3-(2)),
σˆ00 = σ[:, :, 0 :: 2, 0 :: 2], σˆ01 = σ[:, :, 0 :: 2, 1 :: 2]
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σˆ10 = σ[:, :, 1 :: 2, 0 :: 2], σˆ11 = σ[:, :, 1 :: 2, 1 :: 2]
and kernel,
Kˆ =

1 1 0 . . . 0 0 0
0 1 1 . . . 0 0 0
...
...
...
. . .
...
...
...
0 0 0 . . . 0 1 1
0 0 0 . . . 0 0 1

128×128
thus, σˆ00 and σˆ11 are all “black” spins, and σˆ01 and σˆ10 are all “white” spins. Now, it is trivial to
show that the nearest neighbor sums of internal spins of those 4 “compact” sub-lattices are
nn(σˆ00) = matmul(σˆ01, Kˆ) + matmul(Kˆ
T , σˆ10)
nn(σˆ11) = matmul(Kˆ, σˆ01) + matmul(σˆ10, Kˆ
T )
nn(σˆ01) = matmul(σˆ00, Kˆ
T ) + matmul(KˆT , σˆ11)
nn(σˆ10) = matmul(Kˆ, σˆ00) + matmul(σˆ11, Kˆ)
and their boundary spins are corrected using a similar approach as in Algorithm 1. The complete
algorithm is presented in Algorithm 2. According to our experiments, it is about 3x faster than
Algorithm 1 and has less memory footprint as it uses less temporary HBM.
Algorithm 1: Subroutine UpdateNaive(c, σ)
input : c: color (black or white)
σ ∈ {0, 1}m×n×128×128: a configuration
output: A new configuration
// · is element-wise multiplication, : or :s is array slicing.
1 probs = random uniform([m,n, 128, 128]) ∈ [0, 1)
// nn(σ) is the sum of nearest neighbors of each site, it has the same size
as the lattice. Here, K is applied to each sub-lattice.
2 nn(σ) = matmul(σ,K) + matmul(K,σ)
// Compensate the northern boundaries of each sub-lattice.
3 nn(σ)[:, :, 0, :] += {σ[-1:, :, -1, :], σ[:-1, :, -1, :]}
// Compensate the southern boundaries of each sub-lattice.
4 nn(σ)[:, :, -1, :] += {σ[1:, :, 0, :], σ[:1, :, 0, :]}
// Compensate the western boundaries of each sub-lattice.
5 nn(σ)[:, :, :, 0] += {σ[:, -1:, :, -1], σ[:, :-1, :, -1]}
// Compensate the eastern boundaries of each sub-lattice.
6 nn(σ)[:, :, :, -1] += {σ[:, 1:, :, 0], σ[:, :1, :, 0]}
7 acceptance ratio = exp(−2 · nn(σ) · σ)
8 mask = M if c is black else 1−M
9 flips = (probs < acceptance ratio) ·mask
10 return σ − 2 · flips · σ
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Algorithm 2: Subroutine UpdateOptim(c, σ)
input : c: color (black or white)
σˆ00, σˆ01, σˆ10, σˆ11 ∈ {0, 1}m′×n′×128×128: a configuration
output: A new configuration
1 probs0 = random uniform([m′, n′, 128, 128]) ∈ [0, 1)
2 probs1 = random uniform([m′, n′, 128, 128]) ∈ [0, 1)
3 if black then
4 σˆ0 = σˆ00
5 σˆ1 = σˆ11
6 nn0 = matmul(σˆ01, Kˆ) + matmul(Kˆ
T , σˆ10)
7 nn0[:, :, 0, :] += {σˆ10[-1:, :, -1, :], σˆ10[:-1, :, -1, :]}
8 nn0[:, :, :, 0] += {σˆ01[:, -1:, :, -1], σˆ01[:, :-1, :, -1]}
9 nn1 = matmul(Kˆ, σˆ01) + matmul(σˆ10, Kˆ
T )
10 nn1[:, :, -1, :] += {σˆ01[1:, :, 0, :], σˆ10[:1, :, 0, :]}
11 nn1[:, :, :, -1] += {σˆ01[:, 1:, :, 0], σˆ01[:, :1, :, 0]}
12 else
13 σˆ0 = σˆ01
14 σˆ1 = σˆ10
15 nn0 = matmul(σˆ00, Kˆ
T ) + matmul(KˆT , σˆ11)
16 nn0[:, :, 0, :] = {σˆ11[-1:, :, -1, :], σˆ11[:-1, :, -1, :]}
17 nn0[:, :, :, -1] = {σˆ00[:, 1:, :, 0], σˆ00[:, :1, :, 0]}
18 nn1 = matmul(Kˆ, σˆ00) + matmul(σˆ11, Kˆ)
19 nn1[:, :, -1, :]={σˆ00[1:, :, 0, :], σˆ00[:1, :, 0, :]}
20 nn1[:, :, :, 0]={σˆ11[:, -1:, :, -1], σˆ11[:, :-1, :, -1]}
21 end
22 acceptance ratio0 = exp(−2 · nn0 · σˆ0)
23 acceptance ratio1 = exp(−2 · nn1 · σˆ1)
24 flips0 = (probs0 < acceptance ratio0)
25 flips1 = (probs1 < acceptance ratio1)
26 return (σˆ0 − 2 · flips0 · σˆ0), (σˆ1 − 2 · flips1 · σˆ1)
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4 Simulation Results
4.1 Correctness
The average magnetization per spin for a given β is defined as,
m(T ) = m(β) = 〈σ〉 = 1
N
∑
i
σi
where N = n2 for a square lattice with size n. It can be shown that below the critical tempera-
ture, i.e., (kBβ)
−1 = T < Tc = (kBβc)−1 = 2kB ln(1+
√
2)
, there is spontaneous magnetization—the
interaction among spins is sufficiently large to cause neighboring spins to spontaneously align.
On the other hand, thermal fluctuations completely eliminate any alignment above the critical
temperature. Moreover, at the critical temperature, there is a discontinuity in the first deriva-
tive of 〈m(T )〉 with respect to Tc. This discontinuity generates a downward drop in the average
magnetization. The sudden loss of spontaneous magnetization above the critical temperature is a
signature of phase transition. Besides average magnetization, a more sensitive test of correctness
is the Binder parameter [15], which is given by
U4(T ) = 1− 〈m(T )
4〉
3〈m(T )2〉2
namely, the kurtosis of m(T ). It is frequently used to accurately determine phase transition points
in numerical simulations of various models.
We verify the correctness of our algorithm and implementation by computing both quantities
at various temperatures on different sizes of square lattices. As shown in Figure 4, the curves
of average magnetization, with subtle differences, overlap with each other, and those of Binder
parameters cross the critical line almost perfectly. Additionally, we investigate the implications of
lower precision, i.e., bfloat16, for the estimation accuracy. In MCMC simulation of Ising model,
lower precision has impact on the calculation of acceptance ratio and the random number gener-
ation, the bias introduced might accumulate and decrease the overall accuracy. However, in our
experiments, all curves generated in bfloat16 and float32, especially those of Binder parameters,
are almost the same and sharp turns around critical line are clearly observable. Based on this ev-
idence, we argue that using bfloat16 has negligible impact on Ising model simulation, and in turn
it offers two benefits: 1). We are able to simulate a larger lattice on a single TPU core because
of smaller memory footprint, and 2). bfloat16 matrix multiplication with 32-bit accumulation is
very efficient in MXU, while float32 matrix multiplication is more expensive as several bfloat16
passes are required.
4.2 Benchmarks
Preis et al. [23] showed impressive acceleration in their single GPU implementation of checkerboard
algorithm using the compute unified device architecture (CUDA). By exploiting GPU’s large
pool of threads, its single-instruction multiple thread (SIMT) unit and memory hierarchy, their
algorithm achieved 60x speedup on single GPU compared to its CPU counterpart. In their follow-
up paper [3], their original algorithm was modified to overcome the memory limitations of single
10
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Figure 4: Binder parameter U4(T ) and average magnetization m(T ) as a function of T/Tc for
various sizes of the two dimensional square lattice Ising model. Each data point is calculated by
a Markov Chain of 1,000,000 samples using checkerboard update, where the first 100,000 samples
are discarded for burn-in, and the rest 900,000 samples are used for the calculation. The plots of
U4(T ) for various lattice sizes cross almost perfectly at the critical temperature, which is shown
additionally as a black dashed line, and their float32 and bfloat16 versions almost completely
match. The plots of m(T ) show vanishing magnetization above critical temperature, but there are
subtle differences between float32 and bfloat16 as m(T ) is a less sensitive test.
GPU. The improved algorithm was able to simulate significantly larger systems and reached a
performance of ∼ 7.9774 flips/ns throughput in its best performing variant. By combining CUDA
with MPI on the CPU level, their distributed algorithm achieved 206 flips/ns on a 800, 0002 lattice.
Besides the work on GPU, another encouraging line of research is the use of field-programmable
gate array (FPGA). A recent implementation achieves ∼ 614.4 flips/ns throughput, see [20] and
references therein.
To quantify the performance of our implementation, we run our algorithm on TPU v3 using
single core and multiple cores on TPU v3 clusters. As in [23, 3, 20], we measure the time spent
on one sweep update, i.e., one update on all “black” spins plus one update on all “white” ones,
and compute the average number of flips per nanosecond by dividing with n2.
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4.2.1 Single TPU Core
First, we simulate the system on a single TPU v3 core (half TPU v3 chip). Our choice of lattice size
is compatible with MXU’s registers and achieves 100% memory capacity utilization according to
our profilings. We can simulate lattice with size up to (656×128)2 = 83, 9682, which consumes 96%
of the memory. The benchmarks in various sizes from (20× 128)2 to (640× 128)2 are summarized
in Table. 1, the lattice size and flips in nanoseconds increase in tandem, as more computation is
spent on matrix multiplication. For comparison, we also implemented the algorithms based on
[23, 3] under CUDA 10.1, and using its cuRand package for random number generation and its
Thrust package for reductions. To avoid the excessive temporary memory allocation on GPU, we
wrote a custom memory allocator to reuse temporary memory. The benchmark we obtained on
NVIDIA’s Tesla V100, which powered by NVIDIA’s latest Volta architecture, is 11.3704 flips/ns.
Other older benchmarks published in [23, 3, 20] are also listed for reference.
lattice size n2 (flips/ns) (nJ/flip)
(20× 128)2 8.1920 12.2070
(40× 128)2 9.3623 10.6811
(80× 128)2 12.3362 8.1062
(160× 128)2 12.8266 7.7963
(320× 128)2 12.9056 7.7486
(640× 128)2 12.8783 7.7650
GPU in [23, 3] 7.9774 –
Nvidia Tesla V100 11.3704 21.9869
FPGA in [20] 614.4 –
Table 1: The computation throughput (flips/ns) and the estimated energy consumption upper
bound (nJ/flip) with different sizes of the square lattice on a single TPU v3 core (half TPU v3
chip). Not comparing to FPGA, a single TensorCore sustains more flips/ns at all but the two
smallest lattice sizes and consistently shows better energy efficiency.
It is also interesting to estimate the energy consumption in the computation. Assuming the
average power consumption during the operation to be PW and the throughput achieved to be
Fflips/ns, the corresponding energy used is (P/F)nJ/flip. The actual average power consump-
tion depends on many factors and usually sophisticated modeling and measurements are needed.
However, for a rough estimate of the upper bound, we use 250 W for GPU (based on NVIDIA’s
Tesla V100 Spec for PCIe version max power consumption7). While Google doesn’t publish the
number for TPU v3, it has been estimated to be 200W8 for a TPU v3 chip, or equivalently 100W
for a TPU v3 core.
4.2.2 Linear Scaling on Multiple TPU cores
The idea to simulate Ising model on TPU v3 clusters is to split the whole lattice into sub-lattices,
and exchange their boundary values to calculate the nearest-neighbor sums and update the sub-
7images.nvidia.com/content/technologies/volta/pdf/437317-Volta-V100-DS-NV-US-WEB.pdf
8www.nextplatform.com/2018/05/10/tearing-apart-googles-tpu-3-0-ai-coprocessor/
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#cores lattice size
time of whole
lattice update (ms)
throughput
(flips/ns)
energy consumption
(nJ/flip)
1× 1× 2 (896× 128)2 574.7 22.8873 8.7385
2× 2× 2 (1792× 128)2 574.9 91.5174 8.7415
4× 4× 2 (3584× 128)2 575.0 366.0059 8.7430
8× 8× 2 (7168× 128)2 575.2 1463.5146 8.7461
16× 16× 2 (14336× 128)2 575.3 5853.0408 8.7476
64 GPUs [3] 800, 0002 ∼ 3000 206 –
Table 2: Each core contains a [896×128, 448×128] sub-lattice. Hence, for a n×n×2-core cluster,
the lattice size is (512× 128× n)2. Dividing flips/ns by number of cores, the flips per nanosecond
per TPU v3 core is roughly 11.4337, compared to 3.2188 per GPU—a 250% speedup. Note that
the energy consumption estimate is an upper bound.
lattices in each core independently. The challenges are to handle the synchronization among the
cores: 1). Block the update of sub-lattices until all the nearest-neighbor sums are calculated.
2). Block next iteration before the update of all sub-lattices is completed. Fortunately, such
synchronization is already implemented in TensorFlow op collective permute, which is used to
exchange data by specifying source and target cores.
In its current release, TPUs in a TPU Pod are organized into a grid and each TPU core has
an associated coordinate. All cores communicate through a specialized high-speed interconnect.
In our experiments, we use smaller sections of a pod called slices [7], and show that the TPU Pod
interconnect makes the overhead of exchanging boundary values between cores negligible. As a
result, we observe strict linear scaling of flips/ns to the number of TPU cores, as shown in Table. 2.
In [3], the communications between GPUs are handled by MPI through the hosts, which is
potentially a bottleneck in the simulations. Another interesting comparison is to benchmark their
multi-GPU algorithm using Nvidia NVLink Fabric, which enables the interconnect of 8 GPUs,
or Nvidia NVSWITCH that support the interconnect of 16 GPUs [12]. However, as the code for
multi-GPU simulation is not available and the limitations on the number of interconnect GPUs,
we leave it for our future work.
5 Implementation Highlights and Performance Analysis
In the previous section, we report the competitive performance numbers achieved in our experi-
ments. It is worthwhile going into some depth to highlight the implementation design choices and
analyze the performance, in order to provide more insights on this new approach towards scientific
simulations. The entire source code is also available through AD appendix.
5.1 Implementation Highlights: TensorFlow, SIMD, Highspeed Mesh
Network
While most commonly seen applications of TensorFlow are in the context of machine learning,
the functionalities available are highly relevant to various scientific applications. At a high level,
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TensorFlow provides various transformation operations that can be applied on tensors. These
tensors can be either stateful variables or temporary values.
It is easy to see that the two-dimensional spin sites can be easily represented as a stateful
tensor variable. In this work, we have chosen to use arrays of rank-4 tensors to represent the
supergrid structure used in checkerboard algorithm 2. More specifically, the partial spin lattice
on each core is represented as a four-dimensional array: super grids[Nx, Ny, 2, 2] where each of the
array elements is a rank-4 tensor variable with shape of [m,n, 128× i, 128× j].
The tensor shape is chosen so the last two dimensions are always integer multiples of 128, to
better match TPU HBM tiling and the MXU structure[8]. We also choose to use super grids[:, :
, 0, 0], super grids[:, :, 1, 1] to represent the black compact sub-lattices, and use super grids[:, :, 0, 1]
and super grids[:, :, 1, 0] to represent the white compact sub-lattices, as depicted in Figure 3-(2).
In the results reported in Table 2 we use (Nx, Ny,m, n, i, j) = (2, 2, 224, 112, 1, 1), which gives us
the per-core lattice size of 128× [896, 448].
To determine the acceptance for the flipping of each spin site, a random tensor generation
operation available in TensorFlow is used: tf.random uniform9. It generates random tensor for a
given shape with uniform probability between [0, 1] for each element. While this process is not
the most compute-intensive, it does take up about ∼ 10% of the step time (more discussions on
this in next sub-section).
The most compute-intensive part of the simulation is the computation of acceptance ratio,
which involves summing on the nearest neighbor spin values. As pointed out previously, we
leverage MXU’s matrix multiplication to achieve this. Since each TensorCore provides a raw
computational power of ∼ 50 TFLOPS, it greatly helps the efficiency of our simulation. This part
takes up about ∼ 60% of the step time.
In TensorFlow framework, the expression of the computation is converted into a graph, and
for TPU, it is further compiled through XLA into the executable programs (LLO) and deployed
to TPU during run time. This Just-In-Time (JIT) compilation can incur overhead but usually
it is fairly small (under a few secs) for smaller problems, and while it can sometimes take longer
time (up to minutes) for larger problems, usually it is well-amortized for these larger problems as
typically millions of steps are executed.
For the distributed multi-core case, TensorFlow also provides the primitive for SIMD program-
ming on TPU. Using tf.tpu.replicate10, one can easily replicate the computation across multiple
TPU TensorCores with simple syntax (typically a few lines of code) to map and assign core ids
using an object returned during the TPU system initialization call, which encapsulates the mesh
topology information.
Another critical component for the distributed case is that in the acceptance ratio computation,
each core needs to exchange its border spin values with the neighboring cores. Again, TensorFlow
provides a simple primitive that is syntactically simple and leverages TPU Pod’s high speed
dedicated inter-chip mesh network, tpu ops.collective permute11 which allows a tensor’s value to be
permuted through different cores according to the source-destination pair specification. Note that
in this case, each core has the same instruction and in the call to tpu ops.collective permute, the
source-destination mapping contains globally identical specifications. Each core that is involved
9www.tensorflow.org/api_docs/python/tf/random/uniform
10www.tensorflow.org/api_docs/python/tf/tpu/replicate
11www.github.com/tensorflow/tensorflow/blob/master/tensorflow/python/tpu/ops/tpu_ops.py
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Figure 5: Illustration of tensor values permute across 3 TensorCores and the procedure of acquiring
the neighboring boundary grid values for each TensorCore. Each TensorCore contains a local sub-
grid. The right boundary and left boundary are represented by tensors R and L. And the extended
boundaries that would need to be filled with the values from their neighbors are represented by
tensors R′ and L′. (1) Showing the tensor values permutation with
L′ = tpu ops.collective permute(R, [[0, 1], [1, 2], [2, 0]]) and
R′ = tpu ops.collective permute(L, [[0, 2], [2, 1], [1, 0]]).
(2) After the permutation, each core gets the boundary values from the neighboring core and the
extended boundaries are filled in with the correct values on each core.
in the operation, when executing this part of program, will block until it sends and receives the
corresponding values according to the source-destination specification.
Figure 5 shows an example of a collection of 3 cores that are exchanging the ’boundaries’
with periodic boundary condition. Each core has tensors R and L representing the right and
left boundaries of the internal grid. Figure 5 shows how each core can acquire the extended
boundaries from its neighboring cores. The highly efficient inter-core communications in TPU
Pod allows all TensorCores to work in lockstep with minimal latency even when a large number of
cores participate in the communications. In fact, the time spent on this step in our experiments is
well below 0.15% in all cases and this explains the linear-scaling performance we observed. Note
that in all our experiments, no attempt is made to match the logical layout of the lattice with
the physical TPU cores: two logically neighboring sub-lattices could be distributed to two cores
physically far apart, requiring multiple hops for the communication between them and, yet this
doesn’t cause any noticeable performance loss.
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#cores lattice size
MXU
time (%)
VPU
time (%)
data
formatting
time (%)
collective permute
time (%)
1× 1× 2 (896× 128)2 59.6 12 28.2 0.024
2× 2× 2 (1792× 128)2 59.6 12 28.1 0.038
4× 4× 2 (3584× 128)2 59.5 11.9 28.2 0.063
8× 8× 2 (7168× 128)2 59.5 12 28.1 0.08
16× 16× 2 (14336× 128)2 59.4 12 28.1 0.11
Table 3: Percentage time breakdown of the computation. Note that since the step time for all cases
are basically all ∼ 580 ms, the numbers in the table are proportional to absolute time. MXU time
is most from the matrix multiplication operations employed for nearest-neighbor computation and
it is the biggest portion. VPU time is the time spent in vector unit. In this case, it is mostly for
generating random uniform tensors. Data formatting is the time spent on moving data, reshaping
tensors, slicing etc. within a core. The inter-core communication time is very negligible for all
cases and this is consistent with the strong linear-scaling we observed. In all cases, the amount
of the data (the edges) that are moved between cores are 896× 128× 2 = 229, 376 bytes per edge
in one direction and 448 × 128 × 2 = 114, 688 bytes per edge in another direction, for each core.
These are very small data nd the observed time are primarily dominated by other factors such as
synchronization and latency.
5.2 Performance Analysis
Figure 6: A screen grab of the TPU profiling tool’s trace viewer. Shown here is for the case with
16 × 16 × 2 cores and only showing the traces from a few cores. It can also be seen that these
cores progress in a lockstep fashion.
We look into several key components of the computations and their respective performance in
terms of the time spent on each. We use the tool devloped for TPU profiling (available also in
Google Cloud12. The profiling tool is able to provide fine-grained analysis of the utilization of the
hardware, the efficiency of the operations at program level and more. Figure 6 gives an example
output from the tool’s trace viewer.
Using the tool, we took measurements of the breakdown of the key operations at the HLO
level: the time spent on the computation of the nearest neighbor sum (mostly using MXU), the
time spent on generating the random uniform tensors (mostly using VPU), the time spent of data
12cloud.google.com/tpu/docs/cloud-tpu-tools
16
(step time, collective permute time)
with various per-core lattice size (ms)
#cores
[896× 128,
448× 128]
[448× 128,
224× 128]
[224× 128,
112× 128]
4× 4× 2 (575.0, 0.37) (255, 0.36) (64.61, 0.18)
8× 8× 2 (575.2, 0.47) (255.11, 0.41) (64.69, 0.25)
16× 16× 2 (575.3, 0.65) (255.03, 0.64) (64.92, 0.58)
Table 4: The measured step time and collective permute time (in ms) at various per-core lattice
size. The data amount exchanged are small as only edges of the sub-lattice are exchanged between
cores so the measured time is not bandwidth limited (the largest edge is only 229, 376 bytes, and
would take just ∼ 0.023msec to transport on a relatively moderate 10GB network). We also see
that for a given total lattice size, as the number of cores increase, the step time decreases.
formatting and reshaping for the computation, and the time spent on data exchange between
cores. Detailed breakdown is in Table 3. Note that from Table 2 we know that for all cases,
the time step is essentially identical (∼ 580ms), so percentage numbers in this table can be used
directly for comparison across different cases.
The first observation is that the time breakdown is fairly stable across different scales. We
also see that the most expensive part is the computation of nearest neighbor sum, leveraging the
MXU, which accounts for ∼ 60% of the time. The time spent on generating random tensors is
also significant: it is ∼ 12% of the time. The data formatting takes up ∼ 28% of the time. It is
also worth noting that this part can be significantly worse if the shape of the tensor variables do
not conform to the tiling in TPU HBM. The most interesting part is the time spent on inter-core
communication, and it can be seen that it is taking very insignificant amount of time, even for
the very large case when 512 cores are involved. It is a key property of TPU Pod that allows
the linear scaling. Note that since the cores participating in the “collective permute” operations
will perform both sending and receiving and the time measured includes both the synchronization
overhead between the cores as well as the time that the data travels between cores. However, since
the data amount (the edges of the sub-lattice) is small, the time is not dominated by the data
propagation and not bandwidth bound (the largest edge is only 229, 376 bytes, and would take
just ∼ 0.023msec to transport even on a relatively moderate 10GB network). Table 4 shows the
step time and the “collective permute” time with various per-core lattice size at different number
of cores. The “collective permute” time in all cases are insignificant when compared with the step
time. We also note that this time is more directly affected by the number of cores than the size
of the sub-lattice, indicating that the communication is not in the bandwidth limited regime.
Another interesting aspect of the data in Table 4 is that, for a constant full lattice size (i.e., the
entries along the diagonal direction in Table 4), while the step time consistently decreases as the
number of cores increases, we can see that there are two different regimes of the rate of step time
decrease. When the per-core lattice size decreases from [896× 128, 448× 128] to [448× 128, 224×
128], a 4× decrease, the step time decreases from ∼ 575 ms to ∼ 255ms, or ∼ 44%, instead of 25%.
But when the per-core lattice size decrease from [896×128, 448×128] to [224×128, 112×128], the
step time changes from ∼ 255 ms to ∼ 65ms, or ∼ 25.5%. This is due to higher MXU utilization
when the per-core lattice size is [896× 128, 448× 128], and the utilization pattern changes (lower
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MXU utilization) when the per-core lattice size changes to [448× 128, 224× 128], and stays about
the same when the per-core lattice size is [224× 128, 112× 128].
Finally, we use the profiling tool to measure the FLOPS performance of our program. The
results are summarized in Table 5. In all cases, the achieved FLOPS is about 76% of the roofline
(memory bound), or roughly 5.89 TFLOPS. A rough estimate can be done using the number
operations in matrix multiplication per core used for nearest neighbor sum: there are total 4×896×
448 of matrix multiplications of size 128 (2× from the inner grid nearest neighbor computations,
and 2× from the boundary nearest neighbor). Total number of operations is 896 × 448 × 1283.
Using step time ∼ 580ms, we got the estimate of 5.8 TFLOPS, vey close to the measured program
FLOPS. It is also interesting to note that, from the slope of the roofline plot in Table 5, we can
estimate the HBM bandwidth to be at least ∼ 300GB/sec.
We believe that the efficiency of the computation can be improved by further optimizing the
data formatting operations: identifying bottlenecks and rearranging the layout of the tensors.
It is also worth noting that the matrix multiplication involves sparse diagonal band kernel with
shape of 128 × 128 and we could potentially explore smaller size of kernel to improve efficiency.
A possible direction is trying to utilize the convolution operation in TensorFlow to improve the
efficiency further. We also expect that as XLA being actively developed and improved over time,
it will deliver higher and higher performance.
6 Conclusion
We demonstrate a novel approach to simulate the two-dimensional ferromagnetic Ising model
using TensorFlow on Cloud TPU. We adapted the standard checkerboard algorithm to exploit
the TPU architecture, in particularly to leverage its efficient matrix operation and the dedicated
high-bandwidth low-latency inter-chip interconnect network of the TPU Pod. We calculate the
average magnetization and Binder parameter at various temperatures with different lattice sizes.
Our numeric estimates on those size-independent quantities match the theoretical results using
both float32 and bfloat16 precision. Our benchmarks also demonstrate competitive and linear-
scaling performance. The algorithm used in this work can be generalized for three-dimensional
Ising model. An interesting direction to follow up would be applying the approach on some of the
recent works that push the three-dimensional Ising model simulations to limits, for example[2].
This work demonstrates how the new Cloud TPU computation resources could be efficiently
employed for conventional scientific simulation problems. However, even more significantly, by
implementing the entire simulation using TensorFlow framework, we point a direction where the
direct integration of machine learning approaches with conventional simulations is possible and
could be done easily. For example, the automatic differentiation in TensorFlow13 is readily appli-
cable for optimization of parameters in design problems that use simulations. In the context of this
current work, an interesting followup would be finding the optimal Ji,j given material properties
for the case where J is not uniform across all spin sites. In our view, the research in this direction
will bring many interesting advancements and will continue to shape the future of computing.
13www.tensorflow.org/tutorials/eager/automatic_differentiation
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#cores % of roofline optimal % of HW peak
1× 1× 2 76.68 9.31
2× 2× 2 76.65 9.3
4× 4× 2 76.51 9.28
8× 8× 2 76.52 9.27
16× 16× 2 76.43 9.26
Table 5: Top: Achieved program FLOPS compared against the roofline model optimal perfor-
mance and hardware peak FLOPS. All measured with per-core lattice size of 128× [896, 448]. All
measurements shown here are memory bound. Bottom: the roofline model plot for 16 × 16 × 2
cores with per-core lattice size of 128× [896, 448].
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7 Appendices
7.1 Proof of Stationarity∑
σw,σb
P{(σw, σb)→ (σ∗w, σ∗b )}pi(σw, σb)
=
∑
σw,σb
P{(σw, σb)→ (σ∗w, σb)}P{(σ∗w, σb)→ (σ∗w, σ∗b )}pi(σw, σb)
=
∑
σw,σb
∏
i∈w
P (σi → σ∗i |σb)
∏
i∈b
P (σi → σ∗i |σ∗w)
∏
i∈w
pi(σi|σb) · pi(σb)
=
∑
σw,σb
∏
i∈w
P (σi → σ∗i |σb)pi(σi|σb)
∏
i∈b
P (σi → σ∗i |σ∗w) · pi(σb)
By detailed balance of single spin flip:
P (σi → σ∗i |σb)pi(σi|σb) = P (σ∗i → σi|σb)pi(σ∗i |σb)
=
∑
σw,σb
∏
i∈w
P (σ∗i → σi|σb)pi(σ∗i |σb)
∏
i∈b
P (σi → σ∗i |σ∗w) · pi(σb)
=
∑
σw,σb
∏
i∈w
P (σ∗i → σi|σb)
∏
i∈b
P (σi → σ∗i |σ∗w)
∏
i∈w
pi(σ∗i |σb) · pi(σb)
=
∑
σw,σb
∏
i∈w
P (σ∗i → σi|σb)
∏
i∈b
P (σi → σ∗i |σ∗w)pi(σi|σ∗w) · pi(σ∗w)
By detailed balance of single spin flip:
P (σi → σ∗i |σ∗w)pi(σi|σ∗w) = P (σ∗i → σi|σ∗w)pi(σ∗i |σ∗w)
=
∑
σw,σb
∏
i∈w
P (σ∗i → σi|σb)
∏
i∈b
P (σ∗i → σi|σ∗w)pi(σ∗i |σ∗w) · pi(σ∗w)
=pi(σ∗w, σ
∗
b )
∑
σw,σb
∏
i∈w
P (σ∗i → σi|σb)
∏
i∈b
P (σ∗i → σi|σ∗w)
=pi(σ∗w, σ
∗
b )
7.2 Further Optimization and Scaling
In this section, we present additional optimization and further up-scaling of the problem. The
additional optimization involves a detailed implementation of the computation of the nearest
neighbor energy contribution: tf.nn.convol2D is used, instead of batch multiplication. Detailed
implementation is also open-sourced and can be found in 14. This approach more efficiently
leverages MXU’s computation power by packing more operations together for each memory load
operation. Together with the improvements from the new version of TensorFlow (r1.15), we achieve
a ∼ 80% performance improvement. In addition, we also utilize all available 2048 TPU cores in a
TPU v3 POD (previously, we only utilized one quarter of a full pod).
Figure 7 shows the simulated magnetization and Binder parameters using the new implemen-
tation and it confirms the new algorithm continues to produce the correct results.
14 https://github.com/google-research/google-research/simulation research/ising model
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core
topology
per-core
lattice dimensions
whole
lattice size
time of whole
lattice update (ms)
throughput
(flips/ns)
[2, 2] (128× 448)2 40.78 80.64
[3, 3] (128× 672)2 40.89 180.93
[4, 4] (128× 896)2 40.91 321.52
[6, 6] (128× 1344)2 40.87 724.05
[8, 8] [224, 224]× 128 (128× 1792)2 41.06 1281.47
[11, 11] (128× 2464)2 41.06 2422.60
[16, 16] (128× 3584)2 41.10 5120.02
[23, 23] (128× 5152)2 41.16 10566.16
[32, 32] (128× 7168)2 41.15 20456.20
[45, 45] (128× 10080)2 41.46 40456.29
[2, 2] (128× 896)2 164.08 80.17
[3, 3] (128× 1344)2 164.06 180.39
[4, 4] (128× 1792)2 164.14 320.54
[6, 6] (128× 2688)2 164.22 720.85
[8, 8] [448, 448]× 128 (128× 3584)2 164.34 1280.59
[11, 11] (128× 4928)2 164.36 2420.88
[16, 16] (128× 7168)2 164.39 5120.83
[23, 23] (128× 10304)2 164.45 10577.86
[32, 32] (128× 14336)2 164.57 20460.92
[45, 45] (128× 20160)2 164.75 40418.07
[2, 4] (128× 1792)2 331.80 158.57
[4, 8] (128× 3584)2 332.08 633.75
[8, 16] [896, 448]× 128 (128× 7168)2 332.45 2532.18
[16, 32] (128× 14336)2 332.72 10120.29
[32, 64] (128× 28672)2 333.36 40403.46
Table 6: Weak scaling performance of the new implementation with TensorFlow r1.15 on TPU v3.
We perform tests with three different density settings. From top to bottom section in the table:
loose-packed, dense-packed, and superdense-packed. We notice that in all cases the scaling is very
much linear, with very small and essentially negligible step time increase as more number of cores
are involved.
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Figure 7: Magnetization and Binder parameters simulated using the new algorithm. At lattice size
of [512× 512], for each data point, we first perform 500, 000 whole-lattice flipping as burn-in and
then average the output from the subsequent 1, 500, 000 whole-lattice flipping to get the result.
For lattice size of [2048, 2048], we have 2, 000, 000 whole-lattice flipping as burn-in and the average
of the subsequent 6, 000, 000 runs are used to generate the data points.
In our weak-scaling performance tests, we explored different density of work-load: loose-
packed ([224, 224]×128 per core), dense-packed ([448, 448]×128 per core) and superdense-packed
([896, 448] × 128 per core). We demonstrated that in all cases, they all scale linearly and the
largest problem we can handle is 4× of the largest problem we previously reported. Table 6 pro-
vides detailed results. We also provide a plot of all available reported performance numbers in
Figure 8.
We also perform strong-scaling performance tests. The size of the problem we choose is the
(128× 1792)2. Table 7 shows the results. The scaling stays relatively linear for smaller number of
cores, but when more than 1000 cores are involved, the overhead of communication starts to be a
significant part of the run time. From Figure 9 this can also be observed clearly
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Figure 8: Comparison of performance and throughput over various problem sizes. DGX-2 and
DGX-2H results are from [25].
Colaboratory is hosted on https://github.com/google-research/google-research in the
directory of simulation research/ising model.
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